california inst of tech pasadena dept of computer science, 2006
Self-timed circuits can be synthesized from concurrent programs in two logically separate phases. First, through a series of program transformations, the...
california inst of tech pasadena dept of computer science, 1990
We present a method for analyzing the timing performance of asynchronous circuits, in particular, those derived by program transformation from concurrent...
california inst of tech pasadena dept of computer science, 1990
We present a method for analyzing the time performance of asynchronous circuits, in particular, those derived by program transformation from concurrent...
california inst of tech pasadena dept of computer science, 1988
We presented a method for the automatic compilation of concurrent programs into self-timed circuits. The compilation is directed by the syntax of the source...
california inst of tech pasadena dept of computer science, 1989
Prejudices are as tenacious in science and engineering as in any other human activity. One of the most firmly held prejudices in digital VLSI design is that...
Publication gouvernementale
Filtrer vos résultats
Opération réussie
L’élément a été sauvegardé.
Opération réussie
Cet élément a été retiré.
Erreur
Vous avez dépassé le nombre maximal de 100 résultats sauvegardés.
Erreur
Impossible de sauvegarder l’élément. Veuillez réessayer. Si le problème persiste, il pourrait y avoir un problème avec l’élément.
Erreur
Impossible de supprimer l’article demandé. Veuillez réessayer plus tard.